Digital Blocks IP Cores Product Portfolio
|
Programmable Interrupt Controllers
Digital Blocks' Programmable Interrupt Controller (PIC) series consists of the DB8259A
(Static Design) and DB8259S (Synchronous) interrupt controllers.
Programmable Interrupt Controllers
|
|
|
Intel 8259A Functional Equivalent Programmable Interrupt Controller
|
|
|
Intel 8259A Functional Equivalent Programmable Interrupt Controller
|
|
|
DB9000AXI
|
LCD Controller - TFT LCD Panels (AXI Bus)
|
|
LCD Controller - TFT LCD Panels (AHB Bus)
|
DB9000OCP
|
LCD Controller - TFT LCD Panels (OCP Bus)
|
|
LCD Controller - TFT LCD Panels (Avalon® Bus)
|
DB6845
|
Motorola MC6845 Functional Equivalent CRT Controller
|
|
Video Signal Processing
Digital Blocks' Video Signal Processing series consists of the DB1800 NTSC / PAL/ SECAM
Video Sync Separator.
|
DB1800
|
Standard Definition NTSC/PAL/SECAM Video Sync Separator
|
|
Programmable Keyboard / Display Interface
Digital Blocks' Programmable Keyboard / Display Interface IP Core consist of the DB8279,
simultaneously and independently interfacing a keyboard and display to a microprocessor.
Programmable Keyboard / Display Interface
|
|
DB8279
|
Intel 8279 Functional Equivalent Programmable Keyboard/Display Interface
|
|
Programmable Peripheral Interface
Digital Blocks' Programmable Peripheral Interface IP Core consist of the DB8255A, providing
24 lines of programmable I/O.
Programmable Peripheral Interface
|
|
DB8255A
|
Intel 8255A Functional Equivalent Programmable Peripheral Interface
|
|
Inter-Integrated Circuit Controller
|
|
DB-I2C-M-APB
|
I2C Controller IP - Master, Parameterized FIFO, AMBA 2.0 APB
|
DB-I2C-M-AVLN
|
I2C Controller IP - Master, Parameterized FIFO, Avalon Bus
|
|
Copyright © Digital Blocks, Inc. 2005-2010. ALL RIGHTS RESERVED
|
I2C - Inter-Integrated Circuit Controller
Digital Blocks' I2C Controller IP Cores consists of the DB-I2C-M-APB for the AMBA 2.0
APB Bus and the DB-I2C-M-AVLN for the Avalon Bus. The I2C Controllers are offered
with parameterized FIFOs and Smart Control for processors with high performance algorithm
requirements, and a Master-Transmit and Master-Receive only function for processor
controlled of the I2C Bus in a small VLSI footprint.