

General Description

The Digital Blocks DB8259S Synchronous Programmable Interrupt Controller core is a full function equivalent to the Intel 8259A / Intersil 82C59A / NEC uPD8259A devices, with the addition of a CLK and CLKEN input for an all synchronous design.

The DB8259S Interrupt Controller manages up to eight vectored priority interrupts for a microprocessor. Using multiple instantiations of the DB8259S core and programming it to cascade mode enables up to sixty-four vectored priority interrupts. More than sixty-four vectored interrupts can be accomplished by programming the DB8259S core to Poll Command Mode. Interrupt sources may be either edge or level triggered.

Features

The DB8259A supports eight vectored priority interrupts per core, sixty-four vectored priority interrupts with cascading, and more than sixty-four vectored interrupts with programming in Poll Command Mode.

- Programming for all 8259A modes and operational features:
 - MCS-80/85 and 8088/8086 processor modes
 - Fully Nested Mode and Special Fully Nested Mode
 - Special Mask Mode & Buffered Mode
 - Poll Command Mode
 - Cascade Mode with Master or Slave selection
 - Automatic End-of-Interrupt Mode
 - Specific and Non-Specific End-of-Interrupt Commands
 - Automatic & Specific Rotation
 - Edge and level triggered interrupt input modes
 - Reading of Interrupt Request Register (IRR) and In-Service Register (ISR) through data bus
 - Writing and reading of Interrupt Mask Register (IMR) through data bus
- Cost-effective CPLD/FPGA replacement solution for 8259A merchant components (Intel/Intersil/NEC). Ideal for ASIC implementations.
- Available in VHDL, Verilog, or FPGA-Specific Netlist

Block Diagram




Figure 1: DB8259S Programmable Interrupt Controller Block Diagram

Functional Description

The DB8259S core is partitioned into modules as shown in Figure 1 and described below.

Data Bus Buffer

The 3-state, bi-directional 8-bit buffer is used to interface the DB8259S core to the microprocessor system data bus. Control words and status information are transferred through the Data Bus Buffer.

Read / Write Logic

The Read / Write Logic processes the data bus control signals and stores the output commands from the microprocessor. The commands are the four Initialization Command Word (ICW) registers and the three Operation Command Word (OCW) registers. These

registers contain the various programming control formats for device operation. The Read/Write Logic block also enables the status of the DB8259S core to be transferred to the system data bus.

The CLK and CLKEN inputs facilitate an all synchronous design. All digital logic is clocked with CLK, enabling integration into FPGA and ASIC synchronous design flows. CLKEN facilitates system data bus connectivity to the microprocessor, and is typically connected to a wait state logic output signal. For 386EX microprocessors, CLKEN can be simply connected to the 386EX CLKOUT signal. For fast system bus applications, CLKEN can be not used by tying to its active (or always enabled) GND level.

Cascade Buffer Comparator

The Cascade Buffer Comparator stores and compares the IDs of all DB8259S cores instantiated in the system. The associated three I/O pins (CAS0-2) are outputs when the DB8259S is used as a Master and are inputs when the DB8259S is used as a Slave. As a Master, the DB8259S core sends the ID of the interrupting slave device onto the CAS0-2 lines. The selected Slave will send its preprogrammed subroutine address onto the system data bus during the next one or two consecutive INTAn pulses.

Control Logic

The Control Logic checks for INTAn pulses which cause the DB8259S to release vector information onto the system data bus. The format of this data depends on the system mode of the DB8259S. This block also sets the interrupt output high whenever a valid interrupt request is asserted.

Interrupt Request Register (IRR) and In-Service Register (ISR)

The interrupts at the IR input lines are handled by two registers in tandem, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all the interrupt levels which are requesting service. The ISR is used to store all the interrupt levels that are being serviced by the microprocessor.

Priority Resolver

The Priority Resolver determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during an INTAn cycle.

Interrupt Mask Register (IMR)

The Interrupt Mask Register (IMR) stores the bits that control the interrupt lines to be masked. The IMR operates on the IRR. Masking of a higher priority input will not affect the interrupt request lines of lower priority.

Verification Methods

The DB8259S Programmable Interrupt Controller cores function was verified by means of a proprietary hardware modeler. The same stimulus was applied to a hardware model that contained the original Intel 8259A chip, and the results compared with the core's simulation outputs. The DB8259S has been verified in silicon via customer designs.

Pin Description

Name	Type	Polarity	Description
reset	In	High	Power-up Reset
clk	In	-	Clock
clken	In	Low	Clock Enable
a0	In	-	Address
rdn	In	Low	Read Control
wrn	In	Low	Write Control
csn	In	Low	Chip Select
ir[7..0]	In	Edge/ High Level	Interrupt Request
din[7..0] ¹	In	-	Data Bus Inputs
casin[2..0] ¹	In	-	Cascade Line Inputs
spnennin ¹	In	-	Slave Program Input Buffer
dout[7:0] ¹	Out	-	Data Bus Outputs
casout[2:0] ¹	Out	-	Cascade Line Outputs
spnennout ¹	Out	-	Buffer Transceiver Enable
denb ¹	Out	High	Data Bus Output Enable
casenb ¹	Out	High	Cascade Line Output Enable
spnennenb ¹	Out	High	Slave Program/Buffer Transceiver Enable Controller
int	Out	High	Interrupt (to processor)

¹ Listed are the unidirectional I/Os for din[7..0], dout[7:0], casin[2..0], casout[2:0], spnennout, and spnennin. The DB8259S comes with a wrapper to map these I/Os to match the bidirectional I/Os of the original 8259A device, resulting in 29 I/O pins.

Table 1: DB8259S Programmable Interrupt Controller I/O Pin Description

Implementation Results

The DB8259S IP Core has been implemented in a variety of CPLD/FPGA/ASIC devices. Table 2 list example device implementation results.

Synchronous Programmable Interrupt Controller

ASIC (Synopsys DC)		
Technology	Gates (2-input NAND)	I/O
TSMC 0.18u	2200	42

Altera (Quartus II Version 7.2, SP1)				
FPGA Family	Device	Utilization (LEs)	I/O	Fmax (MHz)
Max II	EPM570-C3	483	29	51
Cyclone II	EP2C5-C6	483	29	70
Cyclone III	EP3C5-C6	491	29	88

Xilinx (ISE 8.1)				
FPGA Family	Device	Utilization (Macrocells/ Slices)	I/O	Fmax (MHz)
CoolRunner-II	XC2C384-7	219 Macrocells	29	28
Spartan-3E	XC3S100E-4	270 Slices	29	52
Virtex-4	XC4VFX12-12	270 Slices	29	99

Table 2: DB8259S – ASIC/CPLD/FPGA Utilization & Performance**Deliverables**

The DB8259S Programmable Interrupt Controller is available in synthesizable RTL VHDL or Verilog source or FPGA-specific netlist. The IP Core comes with a comprehensive test suite, synthesis scripts, data sheet, and user manual.

Ordering Information

Please contact Digital Blocks for additional technical, pricing, and support information.

Digital Blocks, Inc.
 PO Box 187
 587 Rock Rd
 Glen Rock, NJ 07452 USA
 Phone: +1-201-251-1281
 Fax: +1-201-632-4809
info@digitalblocks.com

Copyright © Digital Blocks, Inc. 1997-2008, ALL RIGHTS RESERVED