Email Inquiries: email@example.com
TFT LCD Controller Reference Designs
The TFT LCD Controller Reference Designs from Digital Blocks enables hardware designers to accelerate the design-in of TFT LCD panel displays into their system. The Reference Design centers on Digital Blocks DB9000 family of TFT LCD Controller IP Cores, with the DB9000AXI4 Reference Design targeting Altera Cyclone V and Xilinx Zynq FPGAs with the AXI Interconnect and the DB9000AVLN Reference Design targeting all Altera FPGAs with the NIOS II and the Qsys Integration Tool.
Graphics Hardware Accelerator Reference Designs
The 2D Graphics Hardware Accelerator Reference Designs from Digital Blocks enables hardware & software designers to accelerate graphics rendering with either the DB9100 / DB9200 2D Graphics IP Core under direction of a host processor.
The DB9100 BitBLT Reference Design -- and optionally the DB9000 TFT LCD Controller --along with an ARM / NIOS II / MicrBlaze embedded microprocessor enable a higher integrated Graphics Subsystem within a single FPGA / ASIC / ASSP device.
I2C IP Core Master / Slave Reference Design
Digital Blocks I2C Controller Reference Designs encompass our wide selection of I2C Master/Slave, I2C Master only, and I2C Slave only IP Cores. Please view our offerings and contact Digital Blocks with your requirements.
82xx Peripheral Replacements Program
Digital Blocks is the industry leader in providing cycle-accurate Intel® 8259, 8255,and 8279 IP Core Peripheral Replacements as VHDL or Verilog soft cores in CPLDs , FPGAs, ASICs, and ASSP devices.
Copyright © Digital Blocks, Inc. 2005-2017. ALL RIGHTS RESERVED