# Digital Blocks

## DB-SPI-FLASH-CTRL-AMBA

Semiconductor

Universal SPI Flash Memory Controller

## **General Description**

The Digital Blocks DB-SPI-FLASH-CTRL-AMBA is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting access to Single/Dual/Quad/Octal SPI Flash Memory devices by way of Processor Memory-Mapped IO or Boot, Execute-in-Place (XIP), and DMA.

The DB-SPI-FLASH-CTRL-AMBA is a SPI Master Controller targeting SPI NOR/NAND Flash Memories with two AMBA Slave Interfaces: One for Processor configuration or Processor access to the Flash Memory (i.e. Processor Memory-Mapped IO); the other, Slave AMBA Interface for Boot or Execute-in-Place (XIP) access to Flash Memory.

Figure 1 depicts the system view of the DB-SPI-FLASH-CTRL-AMBA Controller IP Core embedded within an integrated circuit device, with many optional Slave AMBA interface options. The DB-SPI-FLASH-CTRL-AMBA contains an AXI or AHB Slave allowing for XIP or boot Memory Read of Flash Memory via the SPI Master Bus, and AXI/AXI-Lite, AHB, or APB Slave Interface for Processor Configuration or Memory Read/Write of Flash Memory.




Figure 1: DB-SPI-FLASH-CTRL-AMBA Controller – System Diagram

#### **Features**

- Master SPI Controller with two AMBA interfaces to access SPI Flash Memory:
  - AXI/AHB/APB Slave Interface for CPU direct read/write of SPI Flash Memory.
  - AXI/AHB Slave Interface for Execute-In-Place (XIP), boot accepts AXI/AHB Slave read requests, reads the SPI Flash Memory, and returns the read data
- SPI Flash Memory Support & Interface:
  - Supports Boot, Execute-In-Place (XIP), CPU Programmable IO, and DMA. Customers can order with CPU Programmable IO and add any of the additional features as required.
  - Flash Memory from Adesto, Cypress/Spansion, Macronix, Micron, and Winbond
  - Supports SPI Mode0, Mode3 at 166 MHz
  - Up to N=8 Slave Select (SS) Outputs supporting multiple SPI Flash Memory devices. N=16 optional.
  - o Configurable SPI Modes:
    - Standard SPI Mode (1 Data Lane)
    - Dual SPI Mode (2 Data lanes)
    - Quad SPI Mode (4 Data Lanes)
    - Octal Mode (8 Data lanes) optional
  - Single and Double Transfer Rate (STR/DTR)
  - Programmable SPI Command, Address, Dummy Cycle (latency), and Data lengths
  - o Programmable LSB-first or MSB-first Per Word
- Transmit/Receive FIFOs:
  - Dual-Clock designs
  - o User configurable depths
- Two Clock Domains:
  - o AMBA Bus / SCK Clocks
- Internal interrupts with masking control
- Available AMBA Microprocessor Interfaces:
  - o AXI / AHB / APB Buses
  - o 8 / 16 / 32 bit Data Interface
- Compliance with ARM AXI4/ AXI3 / AHB / APB AMBA specifications:
  - o Compliance with AMBA AXI Protocol Specification (V2.0)
  - o Compliance with AMBA APB Protocol Specification (V3.0)
  - o Compliance with AMBA Specification (V2.0) AHB
  - o Compliance with AMBA 3 AHB-Lite Protocol (V1.0)
- Compliance with ARM AMBA and Freescale / Motorola SPI specifications:

 Fully-synchronous, synthesizable Verilog RTL core, with rising-edge clocking, no gated clocks, and no internal tri-states, for easy integration into FPGA or ASIC design flows.

## **Pin Description**

In addition to the two Slave AMBA Interfaces, which include the input AMBA CLOCK and RESET signals and the output INTR (interrupt) signal, the SPI interface signals are listed in Table 1.

Name	I/O	Description
SPI Bus Interface – Master – 4 Data lanes - Bidirectional		
DQ/IO[N:0]		Data Input/Output – SPI Master bidirectional
	I/O	serial data. SPI Flash Memory pins refer to these
N=1,2,4,8 option		as DQ or IO.
SCKO	О	Serial Clock Output – Serial clock output
SSO[N:0]	О	Slave Select Output – Slave Select output. N can be up to 8 for multiple Flash Memory devices
		be up to 6 for multiple mash Memory devices

Table 1: DB-SPI-FLASH-CTRL-AMBA – I/O Pin Description

### Verification Method

The DB-SPI-FLASH-CTRL Controller IP Core contains a test suite with AMBA AXI, AHB, APB Bus functional models that program the DB-SPI-FLASH-CTRL-AMBA control & status registers, generates & sends SPI data, tests for Boot & XIP, monitors the SPI bus protocol, and checks expected results. SPI Flash Memory models are used in the verification suite.

The DB-SPI-FLASH-CTRL-AMBA Controller IP Core have been Instantiated within a FPGA and ASICs (by customers) and verified with Adesto, Cypress/Spansion, Macronix, Micron, and Winbond Flash Memories.

#### **Customer Evaluation**

Digital Blocks offers a variety of methods for prospective customers to evaluate the DB-SPI-FLASH-CTRL-AMBA. Please contact Digital Blocks for additional information.

#### **Deliverables**

The DB-SPI-FLASH-CTRL-AMBA is available in synthesizable RTL Verilog or a technology-specific netlist for FPGAs, along with Synopsys Design Constraints, a simulation test bench with expected results, datasheet, and user manual.

## **Ordering Information**

Please contact Digital Blocks for additional technical, pricing, evaluation, and support information.

Digital Blocks, Inc. PO Box 192 587 Rock Rd Glen Rock, NJ 07452 USA Phone: +1-201-251-1281 eFax: +1-702-552-1905

info@digitalblocks.com

Copyright © Digital Blocks, Inc. 2008 - 2019, ALL RIGHTS RESERVED

###

Digital Blocks is a registered trademark of Digital Blocks, Inc. All other trademarks are the property of their respective owners