General Description

The Digital Blocks DB-SPI-MS-AMBA is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting both Master/Slave SPI Bus transfers. The DB-SPI-MS contains an AMBA AXI, AHB, or APB Bus Interface for interfacing a microprocessor to external SPI Master/Slave devices.

The DB-SPI-MS contains Transmit/Receive FIFOs and Finite State Machine control with status & interrupt capability to fully off-load from the microprocessor the transfer of data over the SPI Bus. Optionally, the user can transfer transmitted or received data from the SPI Bus to user memory via an optional DMA Controller.

The DB-SPI-MS targets ASIC / ASSP / FPGA integrated circuits, where typically, the microprocessor is an ARM processor, but can be any embedded processor. Figure 1 depicts the system view of the DB-SPI-MS Controller IP Core embedded within an integrated circuit device.

Figure 1: DB-SPI-MS Controller – System Diagram
Features

- Master and Slave SPI Modes
- Half Duplex / Full Duplex Transfers – Simultaneous Transmit & Receive
- Original 4 Signal Interface (1 data lane, 4-wire Interface):
  - MOSI - Master Output, Slave Input (Data)
  - MISO - Master Input, Slave Output (Data)
  - SCK - Serial Clock
  - SS[N:0] - Slave Select
- Configurable SPI Modes (Optional):
  - Standard SPI Mode (1 Data Lane)
  - Dual SPI Mode (2 Data lanes)
  - Quad SPI Mode (4 Data Lanes)
  - Octal SPI Mode (8 Data Lanes)
- 3-wire SPI Interface (Optional)
- Up to N=8 Slave Select (SS) Outputs for multiple Slaves on SPI Bus
- Programmable SPI Frame Formats:
  - Programmable Words-Per-Frame
  - Programmable LSB-first or MSB-first frames
- Two Clock Domains:
  - AMBA Bus / SCK Clocks
- SCK Clock Generator - Master Mode (Optional):
  - Programmable SCK Rate
  - Programmable Clock Phase & Polarity
- Configurable FIFO depth for off-loading the SPI transfers from the processor:
  - Separate Transmit / Receive FIFOs
  - Dual Clock Domains
- DMA Controller for transfers between User Memory & SPI Bus (Optional)
- Internal interrupts with masking control
- Available AMBA Microprocessor Interfaces:
  - AXI / AHB / APB Buses
  - 8- or 32-bit Data Interface
- Compliance with ARM AMBA and Freescale / Motorola SPI specifications:
  - Fully-synchronous, synthesizable Verilog RTL core, no gated clocks, and no internal tri-states, for easy integration into FPGA or ASIC design flows.
**Verification Method**

The DB-SPI-MS Controller IP Core contains a test suite with AMBA AXI, AHB, APB Bus functional models that program the DB-SPI-MS control & status registers, generates & sends SPI data, monitors the SPI bus protocol, and checks expected results.

**Ordering Information**

Digital Blocks DB-SPI-MS are available as follows:

<table>
<thead>
<tr>
<th>Digital Blocks Number</th>
<th>AMBA Interface</th>
</tr>
</thead>
<tbody>
<tr>
<td>DB-SPI-MS-AXI</td>
<td>AXI Interface – Read/Write Channels</td>
</tr>
<tr>
<td>DB-SPI-MS-AXI-Lite</td>
<td>AXI Interface – Read/Write Channels (Reduced Signaling)</td>
</tr>
<tr>
<td>DB-SPI-MS-AHB</td>
<td>AHB Slave Interface – Read/Write</td>
</tr>
<tr>
<td>DB-SPI-MS-APB</td>
<td>APB Slave Interface – Read/Write</td>
</tr>
</tbody>
</table>

**Customer Evaluation**

Digital Blocks offers a variety of methods for prospective customers to evaluate the DB-SPI-MS. Please contact Digital Blocks for additional information.

**Deliverables**

The DB-SPI-MS is available in synthesizable RTL Verilog or a technology-specific netlist for FPGAs, along with Synopsys Design Constraints, a simulation test bench with expected results, datasheet, and user manual.

**Ordering Information**

Please contact Digital Blocks for additional technical, pricing, evaluation, and support information.

Digital Blocks, Inc.
PO Box 192
587 Rock Rd
Glen Rock, NJ 07452 USA
Phone: +1-201-251-1281
eFax: +1-702-552-1905
info@digitalblocks.com

Copyright © Digital Blocks, Inc. 2008 - 2022, ALL RIGHTS RESERVED

###

Digital Blocks is a registered trademark of Digital Blocks, Inc.  
All other trademarks are the property of their respective owners