Digital Blocks
Semiconductor IP

DB-SPI-MS-AVLN
Avalon Bus SPI Controller

General Description

The Digital Blocks DB-SPI-MS-AVLN is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting both Master/Slave SPI Bus transfers. The DB-SPI-MS contains an Avalon Bus Interface for interfacing a microprocessor to external SPI Master/Slave devices.

The DB-SPI-MS contains Transmit/Receive FIFOs and Finite State Machine control with status & interrupt capability to fully off-load from the microprocessor the transfer of data over the SPI Bus. Optionally, the user can transfer transmitted or received data from the SPI Bus to user memory via an optional DMA Controller.

The DB-SPI-MS targets FPGA integrated circuits, where typically, the microprocessor is a NIOS II or ARM processor, but can be any embedded processor. Figure 1 depicts the system view of the DB-SPI-MS Controller IP Core embedded within an integrated circuit device.

Within an Altera FPGA, the DB-SPI-MS-AVLN can connect to an Avalon or AXI Interconnect within Quartus II – Qsys, connecting to a NIOS II or ARM SoC microprocessor.
Features

- Master and Slave SPI Modes
- Half Duplex / Full Duplex Transfers – Simultaneous Transmit & Receive
- Four Signal Interface:
  - MOSI - Master Output, Slave Input (Data)
  - MISO - Master Input, Slave Output (Data)
  - SCK - Serial Clock
  - SS[N:0] - Slave Select
- Up to N=8 Slave Select (SS) Outputs for multiple Slaves on SPI Bus
- Configurable SPI Modes:
  - Standard SPI Mode (1 Data Lane)
  - Dual SPI Mode (2 Data lanes)
  - Quad SPI Mode (4 Data Lanes)
- Programmable SPI Frame Formats:
  - Programmable Words-Per-Frame
  - Programmable Bits-Per-Word (Optional)
  - Programmable LSB-first or MSB-first frames
- Configurable FIFO depth for off-loading the SPI transfers from the processor:
  - Separate Transmit / Receive FIFOs
- Three Clock Domain Configuration options
- SCK Clock Generator - Master Mode:
  - Programmable SCK Rate
  - Programmable Clock Phase & Polarity
- Optional DMA Controller for transfers between User Memory & SPI Bus
- Internal interrupts with masking control
- Available Avalon Microprocessor Interfaces:
  - 8 / 16 / 32 bit Data Interface
- Available AXI Interconnect for interface to Altera SoC ARM
- Compliance with Freescale / Motorola SPI specifications:
- Fully-synchronous, synthesizable Verilog RTL core, with rising-edge clocking, no gated clocks, and no internal tri-states, for easy integration into FPGA or ASIC design flows.
Digital Blocks, Inc.

DB-SPI-MS
Avalon Bus SPI Controller

**Pin Description**

In addition to either of the Avalon Bus interfaces, which include the input CLOCK and RESET signals and the output INTR (interrupt) signal, the SPI interface signals are listed in Table 1.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOXI</td>
<td>Master - Output</td>
<td>Master - Serial Data Output</td>
</tr>
<tr>
<td></td>
<td>Slave - Input</td>
<td>Slave - Serial Data Input</td>
</tr>
<tr>
<td>MISO</td>
<td>Master - Input</td>
<td>Master - Serial Data Input</td>
</tr>
<tr>
<td></td>
<td>Slave - Output</td>
<td>Slave - Serial Data Output</td>
</tr>
<tr>
<td>SCLK</td>
<td>Master - Output</td>
<td>Master - Serial Clk Output</td>
</tr>
<tr>
<td></td>
<td>Slave - Input</td>
<td>Slave - Serial Clk Input</td>
</tr>
<tr>
<td>SS</td>
<td>Master - Output</td>
<td>Master – Slave Select Output</td>
</tr>
<tr>
<td></td>
<td>Slave - Input</td>
<td>Slave - Serial Select Input</td>
</tr>
</tbody>
</table>

Table 1: DB-SPI-MS – I/O Pin Description

**Verification Method**

The DB-SPI-MS Controller IP Core contains a test suite with Avalon Bus functional models that program the DB-SPI-MS control & status registers, generates & sends SPI data, monitors the SPI bus protocol, and checks expected results.

The DB-SPI-MS Controller IP Core has internally been verified as follows:

- Instantiated within an FPGA, controlled by a NIOS II processor, and communicating with (1) merchant semiconductor devices containing SPI Master & Slave bus interfaces; and (2) FPGAs/ASICs containing SPI Master / Slave bus interfaces in Customer implementations.

**Ordering Information**

Digital Blocks DB-SPI-MS are available as follows:

<table>
<thead>
<tr>
<th>Digital Blocks Number</th>
<th>AMBA Interface</th>
</tr>
</thead>
<tbody>
<tr>
<td>DB-SPI-MS-AVLN</td>
<td>SPI Master/Slave</td>
</tr>
<tr>
<td>DB-SPI-M-AVLN</td>
<td>SPI Master Only</td>
</tr>
<tr>
<td>DB-SPI-S-AVLN</td>
<td>SPI Slave Only</td>
</tr>
</tbody>
</table>

Contact Digital Blocks for information on AMBA AXI, AHB, APB Interconnect Interfaces
Customer Evaluation

Digital Blocks offers a variety of methods for prospective customers to evaluate the DB-SPI-MS. Please contact Digital Blocks for additional information.

Deliverables

The DB-SPI-MS is available in synthesizable RTL Verilog or a technology-specific netlist for FPGAs, along with Synopsys Design Constraints, a simulation test bench with expected results, datasheet, and user manual.

The DB-SPI-MS comes along with example C code software for controlling Transmit and Receive Transactions in an Eclipse-based NIOS II Integrated Development Environment (IDE).

Ordering Information

Please contact Digital Blocks for additional technical, pricing, evaluation, and support information.

Digital Blocks, Inc.
PO Box 192
587 Rock Rd
Glen Rock, NJ 07452 USA
Phone: +1-201-251-1281
eFax: +1-702-552-1905
info@digitalblocks.com

Copyright © Digital Blocks, Inc. 2008 - 2018, ALL RIGHTS RESERVED

###
Digital Blocks is a registered trademark of Digital Blocks, Inc.
All other trademarks are the property of their respective owners