Semiconductor IP

## **General Description**

The Digital Blocks DB9000AVLN TFT LCD Controller IP Core interfaces a microprocessor and frame buffer memory via the Avalon Bus within Altera Qsys Integration (generating the System Interconnect Fabric) to a TFT LCD panel. In an Altera FPGA, typically, the microprocessor is a NIOS II or ARM processor and frame buffer memory is either on-chip SRAM memory or larger off-chip SRAM or SDRAM. Figure 1 depicts the system view of the DB9000AVLN TFT LCD Controller IP Core embedded within a FPGA.




Figure 1: DB9000AVLN TFT LCD Controller – System Diagram

Digital Blocks offers the DB9000 TFT LCD Controller for Altera FPGAs with the Avalon Interface, typically for small- to medium- resolution LCD panels, offering lower logic and power consumption advantages. Digital Blocks offers the DB9000 with AMBA AXI3 / AXI4 Interface typically for medium- to high-resolution LCD panels where higher bus bandwidth access to Frame Buffer memory is required.

#### **Features**

- Wide range of programmable LCD Panel resolutions:
  - o Maximum programmable resolutions of 4096x4096
  - o Horizontal pixel resolutions from 16 to 4096 pixels in 16 pixel increments.
- Example LCD Panel resolutions:
  - o 240x240, 240x320, 320x200, 320x240, 480x272
  - o 640x200, 640x240, 640x400, 640x480
  - o 800x600, 1024x768, 1280x1024
- Programmable 1 Port & 2 Port TFT LCD Panel interfaces
- Interface for 1 Port TFT LCD Panel:
  - o 18-bit digital (6-bits/color) LVDS / CMOS
  - o 24-bit digital (8-bits/color) LVDS / CMOS
- Interface for 2 Port TFT LCD Panel:
  - o Two 24-bit digital (8-bits/color) LVDS / CMOS Ports
- DB9000 interfaces to LVDS, DVI, HDMI, & DisplayPort Transmitters / Receivers
- Programmable frame buffer bits-per-pixel (bpp) color depths:
  - o 1, 2, 4, 8 bpp mapped through Color Palette to 18-bit LCD pixel
  - o 16, 18, bpp directly drive 18-bit LCD pixel
  - o 24 bpp directly drive 24-bit LCD pixel
- Color Palette RAM to reduce Frame Buffer memory storage requirements and Avalon Bus bandwidth:
  - o 256 entry by 16-bit RAM, implemented as 128 entry by 32-bits
  - Loaded via the Slave Bus Interface statically by the microprocessor or the Master Bus Interface dynamically with each frame by the DMA controller
- Programmable Output format support:
  - o RGB 6:6:6 or 5:6:5 or 5:5:5 on 18-bit digital interface
  - o RGB 8:8:8 on 24-bit digital interface
- Programmable horizontal timing parameters:
  - o horizontal front porch, back porch, sync width, pixels-per-line
  - horizontal sync polarity
- Programmable vertical timing parameters:
  - o vertical front porch, back porch, sync width, lines-per-panel
  - o vertical sync polarity
- Programmable pixel clock:
  - o pixel clock divider from 1 to 128 of Bus Clock
  - o pixel clock polarity
- Programmable Data Enable timing signal:
  - Derived from horizontal and vertical timing parameters

- o display enable polarity
- Three memories:
  - o 16-word x 32 bit input FIFO, decoupling Avalon bus & LCD panel clock rates. Integrated with DMA controller.
  - o 256-word x 16-bit Color Palette RAM
  - o 16-word output FIFO
  - o FIFOs parameterizable in depth and width
- Optional Features: Overlay Windows, Color Space Conversion, Alpha Blending, Hardware Cursor
- Power up and down sequencing support
- 9 sources of internal interrupts with masking control
- Little-endian, big-endian, or Windows CE mode
- Compliance with Avalon Interface Specification
- Fully-synchronous, synthesizable Verilog or VHDL RTL core, with rising-edge clocking, No gated clocks, and No internal tri-states

## **Block Diagram**




Figure 2: DB9000AVLN Avalon Bus TFT LCD Controller

# **Pin Description**

In addition to the Avalon Master and Slave Bus interfaces, which include the input CLOCK and RESET signals and the output INTR (interrupt) signal, the interface to the

LCD panel is listed in Table 1. Note that if the panel is 18-bits data, the lower 6-bits of LCD\_R, LCD\_G, and LCD\_B should be connected.

Name	Type	Description				
LCD Panel Interface						
LCD_PCLK	Output	Pixel Clock				
LCD_HSYNC	Output	Horizontal Sync Pulse				
LCD_VSYNC	Output	Vertical Sync Pulse				
LCD_DE	Output	Display Enable				
LCD_PE	Output	Power Enable				
LCD_R[7:0]	Output	Red Data				
LCD_G[7:0]	Output	Green Data				
LCD_B[7:0]	Output	Blue Data				

Table 1: DB9000AVLN - I/O Pin Description for Interface to LCD Panel

# **Implementation Results**

The DB9000AVLN IP Core has been implemented in a variety of Altera FPGA devices. Table 2 list example FPGA implementation results using Altera Quartus II Version 17.0. Note the Cyclone IV and V devices are sized for higher resolution panels, requiring higher Memory Bits.

Altera Device	Utilization			Memory Bits	BLK Memory	I/O	Fmax
	LEs	ALUTS	<b>ALMs</b>	Wichioly Dies	beix wemory	1,0	(MHz)
Cyclone III EP2C8-C6	1,347	-		4992	4 M4Ks	29	112
Cyclone IV							
Е	1,897			41,344		29	
Speed – C6							
Cyclone V							
E/GX/SE			860	41,344		29	120
Speed - C8							
Stratix III		1023		4992	4 M4Va	29	153
EP2S15-C3	_	1023		4992	4 M4Ks	29	133

Table 2: DB9000AVLN - Altera FPGA Utilization & Performance

### **Verification Method**

The DB9000AVLN contains a test suite with Avalon Bus functional models that program the DB9000AVLN control & status registers, generates frame buffer data in response Avalon Master requests, and checks expected results.

Digital Blocks, Inc.

The DB9000AVLN has been verified in separate Altera FPGAs instantiated with the NIOS II and ARM Hard Processor System (HPS) processors, driving a variety of TFT LCD panels, including NEC & Sharp 320x240, 480x272, 640x480, 800x600, and 1280x768 resolution panels with an 18-bit or 24-bit digital interface.

#### **Customer Evaluation**

Digital Blocks offers a variety of methods for prospective customers to evaluate the DB9000AVLN. These include Verilog or VHDL simulations, Altera OpenCore models, or the DB9000AVLN Demo System, which includes an Altera FPGA and 640x480 TFT LCD panel. Additional TFT LCD Panel resolutions are available.

#### **Deliverables**

The DB9000AVLN is available in Altera netlist or synthesizable RTL Verilog, along with synthesis scripts, a simulation test bench with expected results, reference design, datasheet, and user manual.

# Support

The DB9000AVLN IP Core is warranted against defects. One year of phone and email technical support is included, starting with the first interaction. Additional maintenance and support options are available.

# **Ordering Information**

Please contact Digital Blocks for additional technical, pricing, evaluation, and support information.

Digital Blocks, Inc. PO Box 192 587 Rock Rd Glen Rock, NJ 07452 USA Phone: +1-201-251-1281 eFax: +1-702-552-1905

eFax: +1-702-552-1905 info@digitalblocks.com

Copyright © Digital Blocks, Inc. 2007-2024, ALL RIGHTS RESERVED

Digital Blocks<sup>TM</sup> is a registered trademark of Digital Blocks, Inc. All other trademarks are the property of their respective owners.