



**Digital Blocks DB9000 TFT LCD Controller IP Core Family Achieves Leadership Across Medical, Industrial, Aerospace, Automotive, Communications, Computer, Monitor, Consumer, and Cinema Applications**

**GLEN ROCK, New Jersey, May 2, 2013** – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with display controller, 2D graphics, or video processing requirements, certifies the leadership of the DB9000 TFT LCD Controller IP Core Family across a wide range of applications.

The DB9000 TFT LCD Controller IP Core supports LCD panel resolutions from 240x240 up to 8192x8192, with 1,2,4,8,10,16,18,24 and 32-bit bits-per-pixel, both RGB and YCrCb color spaces, 1, 2, & 4 port LVDS interfaces, as well as MIPI DSI, DVI, HDMI, and DisplayPort interfaces.

The DB9000 IP Core supports SoC fabrics interfacing to SDRAM frame buffer memory with 32-, 64-, 128-, or 256-bit data widths, supporting AXI4, AXI3, AHB, OCP, and Avalon/Qsys protocols. With respect to the AXI protocol, the DB9000 supports multiple outstanding memory requests, supporting the most demanding, highest resolutions panels.

Support for high resolution LCD panels includes Full High Definition (FHD), Quad Full HD (QFHD/UHD), and Digital Cinema Systems (DCI) 2K & 4K images. A complete listing follows:

<b>Format</b>	<b>Resolution</b>
Square	240 x 240
QVGA	240 x 320
	240 x 400
	320 x 240
16:9 Aspect Ratio	480 x 234
	480 x 272
VGA	480 x 640
	640 x 480
WVGA	480 x 800
	800 x 480
SVGA	800 x 600
960x540	960 x 540
WSVGA	1024 x 576
	1024 x 600
XGA	1024 x 768
SXGA	1280 x 1024
HD / WXGA	1366 x 768
WXGA+	1440 x 900

<b>Format</b>	<b>Resolution</b>
HD+	1600 x 900
UXGA	1600 x 1200
WSXGA+	1680 x 1050
Full HD	1920 x 1080
WUXGA	1920 x 1200
DCI 2K	2048 x 1080
3M pixels	2048 x 1536
CSHD	2560 x 1080
5M pixels	2560 x 2048
QFHD / UHD	3840 x 2160
DCI 4K	4096 x 2160
10M pixels	4096 x 2560

### **Price and Availability**

The DB9000 TFT LCD Controller IP Core family is available in synthesizable Verilog, along with a comprehensive simulation test suite, datasheet, and user manual. For further information, product evaluation, or pricing, please go to Digital Blocks at <http://www.digitalblocks.com>

### **About Digital Blocks**

Digital Blocks is a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with Embedded Processor & Peripherals, Display Controller, Display Link Layer, 2D Graphics, Image Compression, Audio / Video processing, and High-Speed Audio/Video Networking / High-Frequency Trading Networking requirements.

Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer's development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1- 702-552-1905; Media Contact: [info@digitalblocks.com](mailto:info@digitalblocks.com); Sales Inquiries: [info@digitalblock.com](mailto:info@digitalblock.com); On the Web at [www.digitalblocks.com](http://www.digitalblocks.com)

###

Digital Blocks is a registered trademark of Digital Blocks, Inc.  
All other trademarks are the property of their respective owners.